Design for an 81% Peak PDP and 0.33-cps/μm² DCR Si-SPADs at 5-V Excess Bias Voltage Based on 180-nm BCD Technology
Dajing Bian, Yue Xu, Yuanhao Bi, Zheng Li, Qiuzheng Wang
IEEE Transactions on Electron Devices